

What is claimed is:

1. A method for permuting two dimensional (2-D) data in a programmable processor comprising the steps of:
decomposing said two dimensional data into at least one atomic element; and
5 determining at least one permutation instruction for rearrangement of said data in said atomic element.
2. The method of claim 1 wherein said at least one atomic element of said two dimensional data is a 2x2 matrix and said two dimensional data is decomposed into data elements in
10 said matrix, said data elements being rearranged by said at least one permutation instruction, each of said data elements representing a subword having one or more bits.
3. The method of claim 2 further comprising a triangle in said matrix, said data elements in said triangle being rearranged by said at least one permutation instruction.
- 15 4. The method of claim 2 wherein said permutation instruction swaps a first one of said data elements and a second one of said data elements, said first one of said data elements and said second one of said data elements being in the same column of said matrix.
- 20 5. The method of claim 2 wherein said permutation instruction swaps a first one of said data elements and a second one of said data elements, said first one of said data elements and said second one of said data elements being in the same row of said matrix.
- 25 6. The method of claim 2 wherein said permutation instruction swaps a first one of said data elements and a second one of said data elements, said first one of said data elements and said second one of said data elements being diagonal to one another in said matrix.
7. The method of claim 2 wherein said permutation instruction rotates a first one of said data elements by one or more positions in said matrix.

8. The method of claim 3 wherein said permutation instruction rotates a first one of said data elements by one or more positions in said triangle.
- 5 9. The method of claim 1 wherein said programmable processor is a microprocessor, digital signal processor, media processor, multimedia processor, cryptographic processor or programmableSystem-On-Chip (SOC).
- 10 10. The method of claim 2 wherein said permutation instruction alternately selects a first subword from a first column of said matrix and a second subword from said first column of said matrix and swaps the selected said first subword and the selected said second subword.
- 15 11. The method of claim 2 wherein said permutation instruction swaps a first subword in a first row of said matrix with a second subword in said first row of said matrix.
- 20 12. The method of claim 2 wherein said permutation instruction alternately selects a first subword from a first column of said matrix and a second subword from said first column of said matrix, swaps the selected said first subword and the selected said second subword and swaps the swapped first subword in a first row of said matrix with a third subword in said first row of said matrix or the swapped second subword in a second row of said matrix with a fourth subword in said second row of said matrix.
- 25 13. The method of claim 2 wherein said permutation instruction conditionally selects a first subword from a first column of said matrix and a second subword from said first column of said matrix dependant on a permutation control bit and swaps the selected said first subword and the selected said second subword.

14. The method of claim 2 wherein said permutation instruction conditionally swaps a first subword in a first row of said matrix with a second subword in said first row of said matrix dependant on a permutation control bit.

5 15. The method of claim 2 wherein said permutation instruction conditionally selects a first subword from a first column of said matrix and a second subword from said first column of said matrix dependant on a permutation control bit, swaps the selected said first subword and the selected said second subword and conditionally swaps the swapped first subword in a first row of said matrix with a third subword in said first row of said matrix or the
10 swapped second subword in a second row of said matrix with a fourth subword in said second row of said matrix dependant on a permutation control bit.

16. The method of claim 2 wherein said permutation instruction defines a size of said subword, defines a subset of subwords in said sequence of subwords,
15 swaps a first subword in said subset with a second subword in said subset and concatenates the swapped first subword and second subword.

17. The method of claim 2 wherein said permutation instruction conditionally concatenates one or more odd elements of a first said subword sequentially with one or more second odd
20 elements of a second said subword.

18. The method of claim 17 wherein said odd elements of a first said subword and odd elements of a second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

25 19. The method of claim 2 wherein said permutation instruction conditionally concatenates one or more first even elements of a first said subword sequentially with one or more second even elements of a second said subword.

20. The method of claim 19 wherein said even elements of said first said subword and said even elements of said second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

21. The method of claim 1 wherein said permutation instructions for said atomic unit is defined
5 for larger subword sizes at successively higher hierarchical levels.

22. A system for permuting two-dimensional (2-D) data in a programmable processor comprising:

means for decomposing said two dimensional data into at least one atomic element; and

10 means for determining at least one permutation instruction for rearrangement of said data in said atomic element.

23. The system of claim 22 wherein said at least one atomic element of said two dimensional data is a 2x2 matrix and said two dimensional data is decomposed into data elements in said matrix, said data elements being rearranged by said at least one permutation instruction, each
15 of said data elements representing a subword having one or more bits.

24. The system of claim 23 further comprising a triangle in said matrix, said data elements in said triangle being rearranged by said at least one permutation instruction.
20

25. The system of claim of claim 23 wherein said permutation instruction swaps a first one of said data elements and a second one of said data elements, said first one of said data elements and said second one of said data elements being in the same column of said matrix.

26. The system of claim 23 wherein said permutation instruction swaps a first one of said data elements and a second one of said data elements, said first one of said data elements and said second one of said data elements being in the same row of said matrix.
25

27. The system of claim 23 wherein said permutation instruction swaps a first one of said data elements and a second one of said data elements, said first one of said data elements and said second one of said data elements being diagonal to one another in said matrix.

5 28. The system of claim 23 wherein said permutation instruction rotates a first one of said data elements by one or more positions in said matrix.

29. The system of claim 24 wherein said permutation instruction rotates a first one of said data elements by one or more positions in said triangle.

10 30. The system of claim 23 wherein said permutation instruction conditionally selects a first subword from a first column of said matrix and a second subword from said first column of said matrix dependant on a permutation control bit and swaps the selected said first subword and the selected said second subword.

15 31. The system of claim 23 wherein said permutation instruction conditionally swaps a first subword in a first row of said matrix with a second subword in said first row of said matrix dependant on a permutation control bit.

20 32. The system of claim 23 wherein said permutation instruction conditionally selects a first subword from a first column of said matrix and a second subword from said first column of said matrix dependant on a permutation control bit, swaps the selected said first subword and the selected said second subword and conditionally swaps the swapped first subword in a first row of said matrix with a third subword in said first row of said matrix or the swapped second subword in a second row of said matrix with a fourth subword in said second row of said matrix dependant on a permutation control bit.

25

33. The system of claim 23 wherein said permutation instruction defines a size of said subword, defines a subset of subwords in said sequence of subwords,

swaps a first subword in said subset with a second subword in said subset and concatenates the swapped first subword and second subword.

34. The system of claim 23 wherein said permutation instruction conditionally concatenates one or more odd elements of a first said subword sequentially with one or more second odd elements of a second said subword

35. The system of claim 23 wherein said odd elements of said first said subword and said odd elements of said second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

36. The system of claim 23 wherein said permutation instruction conditionally concatenates one or more first even elements of a first said subword sequentially with one or more second even elements of a second said subword.

37. The system of claim 23 wherein said even elements of said first said subword and said even elements of said second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

38. The system of claim 23 wherein said programmable processor is a microprocessor, digital signal processor, media processor, multimedia processor, cryptographic processor or programmable System-On-Chip (SOC).

39. The system of claim 23 wherein said permutation instructions for said atomic unit is defined for larger subword sizes at successively higher hierarchical levels.

40. A method for performing subword permutations in a programmable processor comprising the steps of:

in response to a permutation instruction alternately selecting a first subword from a first sequence of subwords and a second subword from a second sequence of subwords; and

5 concatenating the selected said first subword and the selected said second subword into a third sequence of subwords.

41. The method of claim 40 further comprising the step of repeating said alternately selecting step for each of said subwords in said first sequence of subwords and each of said subwords in said
10 second sequence of subwords.

42. The method of claim 40 wherein said permutation instruction comprises a parameter for determining the number of bits in said first subword and said second subword to be selected, a reference to a first source register which contains said first sequence of subwords, a reference to a
15 second source register which contains said second sequence of subwords and optionally a reference to a destination register which contains said third sequence of subwords.

43. The method of claim 40 wherein each subword comprises one or more bits

20 44. A method for performing subword permutation in a programmable processor comprising the steps of:

swapping a first subword with a second subword in a sequence of subwords and concatenating the swapped said first subword and said second subword into a second sequence of subwords.

25 45. The method of claim 44 further comprising the step of repeating said swapping step for each of said subwords in said sequence of subwords.

46. The method of claim 44 wherein said permutation instruction comprises a parameter for determining the number of bits in said first subword and said second subword to be swapped, a

00850380-050701

reference to a source register which contains said sequence of subwords and optionally a reference to a destination register which contains said second sequence of subwords.

47. The method of claim 44 wherein each subword comprises one or more bits.

48. A method for performing subword permutation in a programmable processor comprising the steps of:

in response to a permutation instruction alternately selecting a first subword from a first sequence of subwords and a second subword from a second sequence of subwords;

concatenating the selected said first subword and the selected said second subword into a third sequence of subwords;

swapping a third subword in said third sequence of subwords with a fourth subword in said second sequence or said third sequence of subwords; and

concatenating the swapped said third subword with the swapped said fourth subword into a fourth sequence of subwords.

49. The method of claim 48 further comprising the step of repeating said alternately selecting step for each of said subwords in said first sequence of subwords and repeating said swapping step for each of said subwords in said third sequence of subwords.

50. The method of claim 48 wherein said permutation instruction comprises a parameter for determining the number of bits to be selected and to be swapped, a reference to a first source register which contains said first sequence of subwords, a reference to a second source register which contains said second sequence of subwords and optionally a reference to a destination register which contains said third sequence of subwords or said fourth sequence of subwords.

51. The method of claim 48 wherein each subword comprises one or more bits.

5

concatenating the selected said first subword and the selected said second subword into a third sequence of subwords.

10

15

20

25

57. The method of claim 56 further comprising the step of repeating said conditionally swapping step for each of said subwords in said sequence of subwords.

58. The method of claim 56 wherein said permutation instruction comprises a control bit configuration for determining said permutation control bits, a reference to a source register which contains said sequence of subwords and optionally a reference to a destination register which contains said second sequence of subwords.

5

59. The method of claim 56 wherein each subword comprises one or more bits.

60. A method for performing subword permutation in a programmable processor comprising the steps of:

10 in response to a permutation instruction conditionally electing a first subword from a first sequence of subwords and a second subword from a second sequence of subwords dependant on permutation control bits;

concatenating the selected said first subword and the selected said second subword into a third sequence of subwords;

15 conditionally swapping a third subword in said third sequence of subwords with a fourth subword in said second sequence or said third sequence of subwords dependant on said permutation control bits; and

concatenating the swapped said third subword with the swapped said fourth subword into a fourth sequence of subwords.

20

61. The method of claim 60 further comprising the step of repeating said conditionally selecting step for each of said subwords in said first sequence of subwords and repeating said conditionally swapping step for each of said subwords in said third sequence of subwords.

25

62. The method of claim 60 wherein said permutation instruction comprises a control bit configuration for determining said permutation control bits, a reference to a first source register which contains said first sequence of subwords, a reference to a second source register which contains said second sequence of subwords and optionally a reference to a destination register which contains said third sequence of subwords or said fourth sequence of subwords.

63. The method of claim 60 wherein each subword comprises one or more bits

64. A method for performing subword permutation of a sequence of subwords in a

programmable processor comprising the steps of:

defining a size of said subword;

defining a subset of subwords in said sequence of subwords;

swapping a first subword in said subset with a second subword in a sequence of subwords and concatenating the swapped first subword and second subword into a second sequence of subwords;

10 and

repeating said swapping step for consecutive subsets of subwords.

65. The method of claim 64 wherein said permutation instruction comprises a parameter for indicating said size of said subword, a parameter for indicating a number of elements in each said subset; a parameter for indicating permutation configuration bits, a source register which contains said first sequence of subwords and optionally a reference to a destination register which contains said second sequence of subwords.

66. The method of claim 64 wherein each subword comprises one or more bits

67. A method for performing subword permutation in a programmable processor comprising the steps of:

in response to a permutation instruction conditionally concatenating one or more odd elements of a first said subword sequentially with one or more second odd elements of a second said subword

68. The method of claim 67 wherein said odd elements of said first said subword and said odd elements of said second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

69. A method for performing subword permutation in a programmable processor comprising the steps of:

in response to a permutation instruction conditionally concatenating one or more first even elements of a first said subword sequentially with one or more second even elements of a second said subword.

70. The method of claim 69 wherein said even elements of said first said subword and said even elements of said second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

71. A system for performing subword permutations in a programmable processor comprising: in response to a permutation instruction, means for alternately selecting a first subword from a first sequence of subwords and a second subword from a second sequence of subwords; and means for concatenating the selected said first subword and the selected said second subword into a third sequence of subwords.

72. The system of claim 71 further comprising means for repeating said means for alternately selecting a first subword for each of said subwords in said first sequence of subwords and each of said subwords in said second sequence of subwords.

73. The system of claim 71 wherein said permutation instruction comprises a parameter for determining the number of bits in said first subword and said second subword to be selected, a reference to a first source register which contains said first sequence of subwords, a reference to a second source register which contains said second sequence of subwords and optionally a reference to a destination register which contains said third sequence of subwords.

74. A system for performing subword permutation in a programmable processor comprising:

means for swapping a first subword with a second subword in a sequence of subwords and concatenating the swapped said first subword and said second subword into a second sequence of subwords.

5 75. The system of claim 74 further comprising means for repeating said means for swapping for each of said subwords in said sequence of subwords.

76. The system of claim 74 wherein said permutation instruction comprises a parameter for determining the number of bits in said first subword and said second subword to be swapped, a
10 reference to a source register which contains said sequence of subwords and optionally a reference to a destination register which contains said second sequence of subwords.

77. A system for performing subword permutation in a programmable processor comprising:
in response to a permutation instruction, means for alternately selecting a first subword from a
15 first sequence of subwords and a second subword from a second sequence of subwords;
means for concatenating the selected said first subword and the selected said second subword into a third sequence of subwords;
means for swapping a third subword in said third sequence of subwords with a fourth subword in said second sequence or said third sequence of subwords; and
20 means for combining the said third sequence of subwords with the swapped said fourth subword into a fourth sequence of subwords.

78. The system of claim 77 further comprising means for repeating said means for alternately selecting for each of said subwords in said first sequence of subwords and repeating said means for
25 swapping for each of said subwords in said second or third sequence of subwords.

79. The system of claim 77 wherein said permutation instruction comprises a parameter for determining the number of bits to be selected and to be swapped, a reference to a first source register which contains said first sequence of subwords, a reference to a second source register which contains

said second sequence of subwords and optionally a reference to a destination register which contains said third sequence of subwords or said fourth sequence of subwords.

80. A system for performing subword permutations in a programmable processor comprising
5 the steps of:

in response to a permutation instruction means for conditionally selecting a first subword from a first sequence of subwords and a second subword from a second sequence of subwords dependant on permutation control bits; and

means for concatenating the selected said first subword and the selected said second subword
10 into a third sequence of subwords.

81. The system of claim 80 further comprising means for repeating said means for conditionally selecting for each of said subwords in said first sequence of subwords and each of said subwords in said second sequence of subwords.
15

82. The system of claim 80 wherein said permutation instruction comprises a control bit configuration for determining said permutation control bits, a first source register which contains said first sequence of subwords, a reference to a second source register which contains said second sequence of subwords and optionally a reference to a destination register which contains said third sequence of subwords.
20

83. A system for performing subword permutation in a programmable processor comprising:
in response to a permutation instruction, means for conditionally swapping a first subword with a second subword in a sequence of subwords dependant on permutation control bits and concatenating
25 the swapped said first subword and said second subword into a second sequence of subwords.

84. The system of claim 83 further comprising means for repeating said means for conditionally swapping for each of said subwords in said sequence of subwords.

85. The system of claim 84 wherein said permutation instruction comprises a control bit configuration for determining said permutation control bits, a reference to a source register which contains said sequence of subwords and optionally a reference to a destination register which contains said second sequence of subwords.

5

86. A system for performing subword permutation in a programmable processor comprising:
in response to a permutation instruction, means for conditionally selecting a first subword from a first sequence of subwords and a second subword from a second sequence of subwords dependant on permutation control bits;

10 means for concatenating the selected said first subword and the selected said second subword into a third sequence of subwords;

means for conditionally swapping a third subword in said third sequence of subwords with a fourth subword in said second sequence or said third sequence of subwords dependant on said permutation control bits; and

15 means for combining the third sequence of subwords with the swapped said fourth subword into a fourth sequence of subwords.

87. The system of claim 86 further comprising means for repeating said means for conditionally selecting each of said subwords in said first sequence of subwords and repeating said
20 means for conditionally swapping for each of said subwords in said second or third sequence of subwords.

88. The system of claim 86 wherein said permutation instruction comprises a control bit configuration for determining said permutation control bits, a reference to a first source register which
25 contains said first sequence of subwords, a reference to a second source register which contains said second sequence of subwords and optionally a reference to a destination register which contains said third sequence of subwords or said fourth sequence of subwords.

09850380-050701
T04050-08E05860

89. A system for performing subword permutation of a sequence of subwords in a programmable processor comprising:

means for defining a size of said subword;

means for defining a subset of subwords in said sequence of subwords;

5 means for swapping a first subword in said subset with a second subword in a sequence of subwords and concatenating the swapped first subword and second subword into a second sequence of subwords; and

means for repeating said swapping step for consecutive subsets of subwords.

10 90. The system of claim 89 wherein said permutation instruction comprises a parameter for indicating said size of said subword, a parameter for indicating a number of elements in each said subset; a parameter for indicating permutation configuration bits, a source register which contains said first sequence of subwords and optionally a reference to a destination register which contains said second sequence of subwords.

15 91. A system for performing subword permutation in a programmable processor comprising:

in response to a permutation instruction conditionally concatenating one or more odd elements of a first said subword sequentially with one or more second odd elements of a second said subword.

20 92. The system of claim 91 wherein said odd elements of said first said subword and said odd elements of said second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

25 93. A system for performing subword permutation in a programmable processor comprising:

in response a permutation instruction conditionally concatenating one or more first even elements of a first said subword sequentially with one or more second even elements of a second said subword.

09850300-050701
T04050-08E05B60

94. The system of claim 93 wherein said odd elements of said first said subword and said odd elements of said second said subword are 32-bit subwords, 16-bit subwords or 8-bit subwords and said first subword and said second subword are 64-bit subwords.

TO/050" 08E05860